#### Lecture 3

#### Bluespec System Verilog (BSV): Concurrency and Semantics

Arvind

Computer Science and Artificial Intelligence Laboratory M.I.T.

Oregon Programming Language Summer School (OPLSS) Eugene, OR July 18, 2018

L3-1

### Elastic pipeline

Use FIFOs instead of pipeline registers



#### **Multirule Systems**

- Most systems we have seen so far had multiple rules but only one rule was ready to execute at any given time (pair-wise mutually exclusive rules)
- Consider a system where multiple rules can be ready to execute at a given time
  - When can two such rules be executed together?
  - What does the synthesized hardware look like for concurrent execution of rules?

13-3

### Meaning of Multi-rule Systems

Repeatedly:

- Select a rule to execute
- Compute the state updates
- Make the state updates

Non-deterministic choice; User annotations can be used in rule selection

One-rule-at-a-time-semantics: Any legal behavior of a Bluespec program can be explained by observing the state updates obtained by applying only one rule at a time

However, for performance we execute multiple rules concurrently whenever possible

# Concurrent execution of

- rules
- Two rules can execute concurrently, if concurrent execution would not cause a double-write error, and
- The final state can be obtained by executing rules one-at-a-time in some sequential order

13-5

#### **Double-Write Error** rule one; Double write y <= 3; x <= 5; x <= 7; endrule rule two; y <= 3; if (b) x <= 7; else x <= 5; endrule No double write rule three; Possibility of a y <= 3; x <= 5; if (b) x <= 7; endrule double write Parallel composition of actions, and consequently a rule containing it, is illegal if a double-write possibility exists The BSV compiler rejects a program if it there is any possibility of a double write in a rule or method

13-6



# Conflict Matrix (CM)

BSV compiler generates the pairwise conflict information

Example 1		Ex	Example 2			Example 3			
rule ra;		rule	rule ra;			rule ra;			
x <= x+1;		x <= y+1;				x <= y+1;			
endrule		endrule				endrule			
rule rb;		rule rb;				rule rb;			
y <= y+2;		y <= x+2;				y <= y+2;			
endrule		endrule				endrule			
ra rb		ra rb				ra rb			
ra C	CF	ra	С	С		ra	С	<	
rb CF	С	rb	С	С		rb	>	С	

ra C rb : rules can't be executed concurrently ra < rb : rules can be executed concurrently; the net effect is as if ra executed before rb CF: rules can be performed concurrently; the net effect is the same with both rule orders

## Conflict Matrix for an Interface

Conflict Matrix (CM) defines which methods of a module can be called concurrently

CF

>

<

C

CM for a register: reg.r reg.w

Two reads can be performed concurrently

reg.r

reg.w

Two concurrent writes conflict and are not permitted

- A read and a write can be performed concurrently and it behaves as if the read happened before the write
- CM of a register is used systematically to derive the CM for the interface of a module and the CM for rules
  A few examples...

#### **One-Element FIFO**

module mkFifo (Fifo#(1, t)); Reg#(t) d <- mkRegU;</pre> Reg#(Bool) v <- mkReg(False);</pre> method Action enq(t x) if (!v); v <= True; d <= x;</pre> endmethod method Action deq if (v); v <= False;</pre> endmethod method t first if (v); return d; endmethod endmodule eng and deg are mutually exclusive and therefore can never execute concurrently





#### **Two-Element FIFO**

```
module mkCFFifo (Fifo#(2, t));
 //instantiate da, va, db, vb
  rule canonicalize if (vb && !va);
    da <= db;</pre>
    va <= True;</pre>
    vb <= False;</pre>
  endrule
  method Action enq(t x) if (!vb);
    begin db <= x; vb <= True; end</pre>
  endmethod
  method Action deq if (va);
    va <= False;</pre>
  endmethod
  method t first if (va);
    return da;
  endmethod
endmodule
```



# Many other FIFO designs are possible

	enq	deq	first
enq	С	>	>
deq	<	С	>
first	<	<	CF

*Pipelined FIFO* one can enq into a full FIFO if a deq is done simultaneously

deq first eng С eng < < deq С > >first CF > < **Bypass FIFO** one can deq from an empty FIFO if a enq is done simultaneously

Design of such FIFOs requires the use of EHRs, registers with bypasses. Unfortunately, we don't have time to discuss them here

#### Hardware generation using *conflict* (CM) information

13-14

#### Preliminaries

- Recall, BSV compiler generates a combinational circuit for each rule and method
- If rule or method sets a register x then it must generate both the data and the enable signal for the register, e.g.

rule foo(p(x)); x <= f(x); endrule</pre>



 similarly for each action method and actionValue method



- We associate a control wire vi with each value xi; xi has a meaningful value only if its corresponding vi is true
- When we merge two or more values, at most one vi should be true at any given time (one-hot-encoding), i.e., vi's must be pairwise mutually exclusive
- x, x1, and x2 are bit vectors and must have the same size

BSV compiler ensures this

# Need for conflict

#### information



- Note at most one of f.en and g.en should be true; otherwise this circuit is not meaningful
- How does the compiler ensure that?
- CM to rescue: CM for mkEx will show that methods f and g conflict and should never be called at the same time

### Using CM

module mkEx (...);
Reg#(t) x <- mkReg(0);
method Action f(t a);
 x <= x+a;
endmethod
method Action g(t b);
 x <= b;
endmethod
endmodule</pre>

The CM for mkEx will show that methods f and g conflict

Suppose m <- mkEx();</pre>

rule ra;... m.f(1); m.g(2);... endrule ra is an illegal rule

rule rb;... m.f(1); ... endrule
rule rc;... m.g(2); ... endrule
rule
rb and rc should not be
scheduled concurrently,
and executed one by one

how?

#### **Concurrent rule execution**



This circuit will execute rules ra and rb concurrently

- ♦ This circuit is correct only if rules ra and rb do not conflict (⇒ methods f and g of m do not conflict)
- Suppose rules ra and rb do conflict!

#### Need for a rule scheduler



- Guards (gs1 ... gsn) of many rules may be true simultaneously, and some of them may conflict
- SSV compiler constructs a combinational scheduler circuit with the following property:

for all *i* and *j*, if wfs*i* and wfs*j* are true then the corresponding gs*i* and gsj must be true and rules *i* and *j* must not conflict with each other

#### Circuit with a scheduler

ra

rb

X

X

m.g.rdy

m.f.rdy

Scheduler

m

L3-21

g

rule ra (p(x));
 m.f(x+1);
endrule
rule rb (q(x));
 m.g(x+2)
endrule

- The scheduler is generated based on the CM of ra and rb, which in turn depends upon the CM of m
- Generally a scheduler has small number of gates
- A correct but low performance scheduler may schedule only one rule at a time

#### A more complete picture

#### need for muxes

- Multiple rules may invoke the same method, so we need to put a mux in front of the interface
- Again, if the scheduler is implemented correctly, it is guaranteed that only one of the inputs to the mux will be true (one-hot encoding)



#### Takeaway

- One-rule-at-a-time semantics are very important to understand what behaviors a system can show
- Efficient hardware for multi-rule system requires that many rules execute in parallel without violating the one-rule-at-time semantics
- SSV compiler builds a scheduler circuit to execute as many rules as possible concurrently
- For high-performance designs we have to worry about the CM characteristics of our modules

#### **Bluespec Semantics**

Behaviors that can be generated by executing rules one at a time

#### **Bluespec:** Two-Level Compilation





#### **GAA Execution model**



# BSV Kernel syntax (monadic style)

Expression e ::= c   x   op(e)	No recursion: methods of only other modules can be called from a module
Action	
a ::= let x = r in a	- Register read
r := e ; a	- Register assignment
let x = f (e) in a	Method call
let x = e in a	Let binding
if e then a ; a	Conditional action
assert e ; a	Guarded action
return e	Needed to extract the
Module	result of an action
$m ::= \langle \langle r, c \rangle^*, \langle s, a \rangle$	*, $\langle f_{,} \lambda x. a \rangle$ *   m + m
Registers with Rule initial values	es Methods
initial values	

L3-28



# Semantics of executing an action

#### $O \mid a \Rightarrow (U,v)$

- O is the set of values of all the registers in all the modules before action a executes
- U is the set of register updates implied by the execution of a (initially U is empty)

13-30

v is the value returned as a consequence of executing a





#### State transition

rule  $\langle s, a \rangle \in rulesOf(m)$   $O \vdash a \Rightarrow (U,-)$  $O \vdash (rule s) \rightarrow O[U]$ 

where O[U] is the set of register values O updated by U

Behavior: sequence of state changes  $\langle s,a \rangle \in rulesOf(m)$   $O_n \vdash (rule s) \rightarrow O_{n+1}$   $\langle O_0, \dots, O_n \rangle, m \models \langle O_0, \dots, O_n, O_{n+1} \rangle$ where  $O_0$  is the initial register values

[[m]], the *meaning of a module*, is the set of all behaviors, given the initial register values

#### **Module Refinement**

 $m_1 \leq m_2$  (m<sub>1</sub> refines m<sub>2</sub>) if [[m<sub>1</sub>]]  $\subseteq$  [[m<sub>2</sub>]]

- One may want to observe state changes only in a subset of registers for refinement purposes
- If two sequences contain the same final state given the same initial state, we treat them as congruent or equivalent
- A system is *deterministic* if all its behaviors for a given input are congruent

13-34

### **Modular semantics**

Murali Vijayaraghavan, Adam Chlipala 2016

#### **Modular semantics**

The operational semantics we have given so are non modular because the method call rule looks inside the module of the called method

method call [[e]] =  $v_y$  f =  $\lambda y.b$  O |  $[v_y/y]b \Rightarrow (U_f, v_x)$ O |  $[v_x/x]a \Rightarrow (U,v)$ O |  $(x = f(e); a) \Rightarrow (U_f \oplus U, v)$ 

- For modular semantics we need to assume the result returned by the called method and record it in a label
- Later we reconcile the labels when two modules communicate

#### Modular semantics: Action

- reg-read  $O, m \models [O(r)/x]a \Rightarrow (U,v), I$  $O, m \models (Let x = r; a) \Rightarrow (U,v), I$
- reg-update [[e]] = v<sub>r</sub> O, m ⊣ a ⇒ (U,v), I O, m ⊣ (r := e; a) ⇒ (U ⊕ {(r, v<sub>r</sub>)}, v), I
  - Let-action [[e]] =  $v_x$  O, m  $\vdash [v_x/x]a \Rightarrow (U,v), I$ O, m  $\vdash (x = e; a) \Rightarrow (U, v), I$
  - method call [[e]] =  $v_y$  O, m  $\vdash [v_x / x]a \Rightarrow (U,v), I$ 
    - O, m  $-(x = f(e); a) \Rightarrow (U, v), \{\langle f, v_y, v_x \rangle\} \oplus I$

f must not be a method of module m

represents a disjoint union of labels;
 represents
 Otherwise it is a double-method call error
 returne

 $v_x$  is a free variable to represent the value returned by a method call

L3-37

#### Modular Semantics: actions continued If-True [[e]] = True O, m $\vdash a_T \Rightarrow (U_T, -), I_T$ $O, m \models a \Rightarrow (U,v), I$ O, m - (if e then $a_T$ , a) $\Rightarrow$ (U<sub>T</sub> $\oplus$ U, v), I<sub>T</sub> $\oplus$ I If-False [[e]] = False $O, m \vdash a \Rightarrow (U,v), I$ O, m - (if e then $a_T$ , a) $\Rightarrow$ (U,v), I $[[e]] = True O, m - a \Rightarrow (U,v), I$ assert O, m $\vdash$ (assert e; a) $\Rightarrow$ (U,v), I [[e]] = v return O, m $\vdash$ (return e) $\Rightarrow$ ({},v), {} empty label 13-38



#### Incoming method calls

A rule in a module can call several methods of another module concurrently; thus, we need to give semantics for concurrent method calls of a module

empty-method

O, m 
$$\vdash$$
 (empty-method)  $\Rightarrow$  {}, {}

method calls

<f,  $\lambda x.a \ge \epsilon$  methodsOf(m) f in not in call set x O, m | (x)  $\Rightarrow$  U<sub>1</sub>, I<sub>1</sub> O, m | [v<sub>x</sub>/x]a  $\Rightarrow$  (U<sub>2</sub>,v), I<sub>2</sub>

 $0, m \models (x \cup f(v_x)) \Rightarrow U_1 \oplus U_2, \quad I_1 \oplus \{<\underline{f}, v_x, v>\} \oplus I_2$ 

Notice the underline

#### Discharging a method call



#### State transition

rule-state-transition  $\langle O_1,...,O_n \rangle \models m_1 + ... + m_n \Rightarrow \langle U_1,...,U_n \rangle, \bullet$  $<O_1,...,O_n>|-m_1+...+m_n| \rightarrow <O_1[U_1],...,O_n[U_n]>$ Behavior: sequence of state changes  $\langle s,a \rangle \in rulesOf(m)b$   $OV_k \vdash (rule s) \rightarrow OV_{k+1}$  $< OV_0, \dots, OV_k >, m + < OV_0, \dots, OV_k, OV_{k+1} >$ where  $OV = \langle O_1, ..., O_n \rangle$  is the vector of the register values in all the modules and  $OV_0$  is the vector of initial values 13-42

#### Labelled transitions

♦ [[m]], the meaning of a module, is the set of labels a module can produce by applying its rules given the initial register values (closure of  $\Rightarrow$ )

 $m_1 \leq m_2$  (m<sub>1</sub> refines m<sub>2</sub>) if [[m<sub>1</sub>]]  $\subseteq$  [[m<sub>2</sub>]]

Modular refinement theorem

if  $A' \leq A$  (A' refines A) then  $(A'+B) \leq (A+B)$ 

we don't have to look inside B to refine A!



#### Syntactic merger: +<sub>s</sub>

Let  $m_1 = \langle \langle r1, c1 \rangle^*, \langle s1, a1 \rangle^*, \langle f1, \lambda x. a \rangle^* \rangle$ 

 $\mathbf{m}_2 = \langle \langle \mathbf{r} 2 \ , \ \mathbf{c} 2 \rangle^*, \, \langle \mathbf{s} 2, \, \mathbf{a} 2 \rangle^*, \, \langle \mathbf{f} 2 \ , \, \lambda \mathbf{x}. \, \mathbf{a} \rangle^* \rangle$ 

where the identifiers in the two modules are pairwise disjoint, then

 $m_1+_s m_2$  produces a new module m by merging modules  $m_1$  and  $m_2$  such that

1. inline methods of m2 called in m1 and then delete those method definitions from m2

2. inline methods of m1 called in m2 and then delete those method definitions from m1

3. Methods of m are the union of methods remaining in m1 and m2

| 3-44

Theorem:  $[[m_1 + m_2]] = [[m_1 + m_2]]$ 

#### Summary

- SSV is being used by us and many other companies to design extremely sophisticated hardware
- The is no discernable impact on the quality of hardware being produced
- Adam Chlipala and collaborators have built Kami, a system for writing mechanically checked proofs for BSV programs
- We are teaching our introductory logic design and computer architecture class using BSV

It is the nature of a man as he grows older, ..., to protest against change, particularly change for the better.

Travels with Charlie John Steinbeck