On Using SCALEA for Performance Analysis of Distributed and Parallel Programs *†

Hong-Linh Truong‡, Thomas Fahringer‡
Georg Madsen§, Allen D. Malony**, Hans Moritzch‡, Sameer Shende**

‡Institute for Software Science, University of Vienna
Liechtensteinstr. 22, A-1090 Vienna, Austria
{truong,tf}@par.univie.ac.at

†Department of Bussiness Administration, University of Vienna
Bruenner Strasse 72, A-1210, Vienna, Austria
moritzch@finance2.bwl.univie.ac.at

§Institute of Physical and Theoretical Chemistry, Technical University Vienna
Getreidemarkt 9/156,A-1060 Vienna, Austria
gmadsen@theochem.tuwien.ac.at

**Department of Computer and Information Science
University of Oregon, Eugene, OR, USA
{malony,sameer}@cs.uoregon.edu

Abstract

In this paper we give an overview of SCALEA, which is a new performance analysis tool for OpenMP, MPI, HPF, and mixed parallel/distributed programs. SCALEA instruments, executes and measures programs and computes a variety of performance overheads based on a novel overhead classification. Source code and HW-profiling is combined in a single system which significantly extends the scope of possible overheads that can be measured and examined, ranging from HW-counters, such as the number of cache misses or floating point operations, to more complex performance metrics, such as control or loss of parallelism. Moreover, SCALEA uses a new representation of code regions, called the dynamic code region call graph, which enables detailed overhead analysis for arbitrary code regions. An instrumentation description file is used to relate performance information to code regions of the input program and to reduce instrumentation overhead. Several experiments with realistic codes that cover MPI, OpenMP, HPF, and mixed OpenMP/MPI codes demonstrate the usefulness of SCALEA.

Keywords: performance analysis, performance overhead classification, distributed and parallel systems

1 Introduction

As hybrid architectures (e.g., SMP clusters) become the mainstay of distributed and parallel processing in the market, the computing community is busily developing languages and software tools for such machines. Besides
OpenMP [27], MPI [13], and HPF [15], mixed programming paradigms such as OpenMP/MPI are increasingly being evaluated.

In this paper we introduce a new performance analysis system, SCALEA, for distributed and parallel programs that covers all of the above mentioned programming paradigms. SCALEA is based on a novel classification of performance overheads for shared and distributed memory parallel programs which includes data movement, synchronization, control of parallelism, additional computation, loss of parallelism, and unidentified overheads. SCALEA is among the first performance analysis tools that combines source code and HW profiling in a single system, significantly extending the scope of possible overheads that can be measured and examined. These include the use of HW counters for cache analysis to more complex performance metrics such as control or loss of parallelism. Specific instrumentation and performance analysis is conducted to determine each category of overhead for individual code regions. Instrumentation can be done fully automatically or user-controlled through directives. Post-execution performance analysis is done based on performance trace-files and a novel representation for code regions named dynamic code region call graph (DRG). The DRG reflects the dynamic relationship between code regions and its subregions and enables a detailed overhead analysis for every code region. The DRG is not restricted to function calls but also covers loops, I/O and communication statements, etc. Moreover, it allows arbitrary code regions to be analyzed. These code regions can vary from a single statement to an entire program unit. This is in contrast to existing approaches that frequently use a call graph which considers only function calls.

A prototype of SCALEA has been implemented. We will present several experiments with realistic programs including a molecular dynamics application (OpenMP version), a financial modeling (HPF, and OpenMP/MPI versions) and a material science code (MPI version) that demonstrate the usefulness of SCALEA.

The rest of this paper is structured as follows: Section 2 describes an overview of SCALEA [24]. In Section 3 we present a novel classification of performance overheads based on which SCALEA instruments a code and analyses its performance. The dynamic code region call graph is described in the next section. Experiments are shown in Section 5. Related work is outlined in Section 6. Conclusions and future work are discussed in Section 7.

2 SCALEA Overview

SCALEA is a post-execution performance tool that instruments, measures, and analyses the performance behavior of distributed memory, shared memory, and mixed parallel programs.

Figure 1 shows the architecture of SCALEA which consists of two main components: SCALEA instrumentation system (SIS) and a post execution performance analysis tool set. SIS is integrated with VFC [3] which is a compiler that translates Fortran programs (Fortran90, MPI, OpenMP, HPF, and mixed programs) into Fortran90/MPI or mixed OpenMP/MPI programs. The input programs of SCALEA are processed by the compiler front-end which generates an abstract syntax tree (AST). SIS enables the user to select (by directives or command-line options) code regions of interest. Based on pre-selected code regions, SIS automatically inserts probes in the code which will collect all relevant performance information in a set of profile/trace files during execution of the program on a target architecture. SIS also generates an instrumentation description file (see Section 2.2) that enables all gathered performance data to be related back to the input program and to reduce instrumentation overhead.

SIS [25] targets a performance measurement system based on the TAU performance framework. TAU is an integrated toolkit for performance instrumentation, measurement, and analysis for parallel, multi-threaded programs. The TAU measurement library provides portable profiling and tracing capabilities, and supports access to hardware counters. SIS automatically instruments parallel programs under VFC by using the TAU instrumentation library and builds on the abstract syntax tree of VFC and on the TAU measurement system to create the dynamic code region call graph (see Section 4). The main functionality of SIS is given as follows:

- Automatic instrumentation of pre-defined code regions (loops, procedures, I/O statements, HPF INDEPENDENT loops, OpenMP PARALLEL loops, OpenMP SECTIONS, MPI send/receive, etc.) for various performance overheads by using command-line options.

- Manual instrumentation through SIS directives which are inserted in the program. These directives also allow to define user defined code regions for instrumentation and to control the instrumentation overhead and the size of performance data gathered during execution of the program.
- Manual instrumentation to turn on/off profiling for a given code region.

A pre-processing phase of SCALEA filters and extracts all relevant performance information from profiles/trace files which yields filtered performance data and the dynamic code region call graph (DRG). The DRG reflects the dynamic relationship between code regions and its subregions and is used for a precise overhead analysis for every individual sub-region. This is in contrast to existing approaches that are based on the conventional call graph which considers only function calls but not other code regions. Post-execution performance analysis also employs a training set method to determine specific information (e.g. time penalty for every cache miss overhead, overhead of probes, time to access a lock, etc.) for every target machine of interest. In the following we describe the SCALEA instrumentation system and the instrumentation description file. More details about SIS and SCALEA’s post-execution performance analysis can be found in [24, 25].

2.1 SCALEA Instrumentation System

Based on user-provided command-line options or directives, SIS inserts instrumentation code in the program which will collect all performance data of interest. SIS supports the programmer to control profiling/tracing and to generate performance data through selective instrumentation of specific code region types (loops, procedures, I/O statements, HPF INDEPENDENT loops, OpenMP PARALLEL loops, OpenMP SECTIONS, OpenMP CRITICAL, MPI barrier statements, etc.). SIS also enables instrumentation of arbitrary code regions. Finally, instrumentation can be turned on and off by a specific instrumentation directive.

In order to measure arbitrary code regions SIS provides the following instrumentation:

```bash
! SIS$ CR_BEGIN
      code region
! SIS$ CR_END
```

The directive `!SIS$ CR_BEGIN` and `!SIS$ CR_END` must be, respectively, inserted by the programmer before and after the region starts and finishes. Note that there can be several entry and exit nodes for a code region. Appropriate directives must be inserted by the
programmer in every entry and exit node of a given code region. Alternatively, compiler analysis can be used to automatically determine these entry and exit nodes.

Furthermore, SIS provides specific directives in order to control tracing/profiling. The directives MEASURE_ENABLE and MEASURE_DISABLE allow the programmer to turn on and off tracing/profiling of a program.

!SIS$ MEASURE_ENABLE
code region
!SIS$ MEASURE_DISABLE

For instance, the following example instruments a portion of an OpenMP pricing code version (see Section 5.2), where for the sake of demonstration, the call to function RANDOM_PATH is not measured by using the facilities to control profiling/tracing as mentioned above.

!SIS$ CR_BEGIN
!$OMP DO PARALLEL PRIVATE(PATH) REDUCTION (+:V)
   DO I = 1, N
!SIS$ MEASURE_DISABLE
   PATH = RANDOM_PATH(0,0,N)
!SIS$ MEASURE_ENABLE
   V = V + DISCOUNT(0,CASH_FLOW(8,1,N),
                   FACTORS_AT(PATH))
   END DO
   PRICE = V/N
!SIS$ CR_END

Note that SIS directives are inserted by the programmer based on which SCALEA automatically instruments the code.

### 2.2 Instrumentation Description File (IDF)

A crucial aspect of performance analysis is to relate performance information back to the original input program. During instrumented of a program, SIS generates an *instrumentation description file* (IDF) which correlates profiling, trace and overhead information with the corresponding code regions. The IDF maintains for every instrumented code region a variety of information (see Table 1).

A code region type describes the type of the code region, for instance, entire program, outermost loop, read statement, OpenMP SECTION, OpenMP parallel loop, MPI barrier, etc. The program unit corresponds to a subroutine or function which encloses the code region. The IDF entry for performance data is actually a link to a separate repository that stores this information. Note that the information stored in the IDF can actually be made a runtime data structure to compute performance overheads or properties during execution of the program. IDF also helps to keep instrumentation code minimal, as for every probe we insert only a single identifier that allows to relate the associated probe timer or counter to the corresponding code region.

### 3 Classification of Temporal Overheads

According to Amdahl’s law [1], theoretically the best sequential algorithm takes time $T_s$ to finish the program, and $T_p$ is the time required to execute the parallel version with $p$ processors. The temporal overhead of a parallel program is defined by $T_o = T_p - T_s/p$ and reflects the
difference between achieved and optimal parallelization. $T_v$ can be divided into $T_i$ and $T_u$ such that $T_v = T_i + T_u$, where $T_i$ is the overhead that can be identified and $T_u$ is the overhead fraction which could not be analyzed in detail. In theory $T_u$ can never be negative, which implies that the speedup $T_v/T_p$ can never exceed $p$ [16]. However, in practice it occurs that temporal overhead can become negative due to super linear speedup of applications. This effect is commonly caused by an increased available cache size. In Figure 2 we give a classification of temporal overheads based on which the performance analysis of SCALEA is conducted:

- Control of parallelism (e.g., fork/join operations and loop scheduling) is used to control and manage the parallelism of a program and can be caused by runtime library, user, and compiler operations.
- Additional computation reflects any change of the original sequential program including algorithmic or compiler changes to increase parallelism (e.g., by eliminating data dependences) or data locality (e.g., through changing data access patterns).
- Loss of parallelism is due to imperfect parallelization of a program which can be further classified as follows: unparallelized code (executed by only one processor), replicated code (executed by all processors), and partially parallelized code (executed by more than one but not all processors).
- Unidentified overhead corresponds to the overhead that is not covered by the above categories.

Note that the above mentioned classification has been stimulated by [6] but differs in several respects. In [6], synchronization is part of information movement, load imbalance is a separate overhead, local and remote memory accesses are merged in a single overhead class, loss of parallelism is split into two classes, and unidentified overhead is not considered at all. Load imbalance in our opinion is not an overhead but represents a performance property that is caused by one or more overheads.

4 Dynamic Code Region
Call Graph

Every program consists of a set of code regions which can range from a single statement to the entire program unit. A code region can be, respectively, entered and exited by multiple entry and exit control flow points (see Figure 3). In most cases, however, code regions are single-entry-single-exit code regions.

In order to measure the execution behavior of a code region, the instrumentation system has to detect all entry and exit nodes of a code region and insert probes at these nodes. Basically, this task can be done with the support of a compiler or guided through manual insertion of directives. Figure 3 shows an example of a code region with its entry and exit nodes. To select an arbitrary code region, the user, respectively, marks two statements as the entry and exit statements – which are at the same time entry and exit nodes – of the code region (e.g., by using SIS directives [25]). Through a compiler analysis,
SIS then automatically tries to determine all other entry and exit nodes of the code region. Each node represents a statement in the program. Figure 3 shows an example code region with multiple entry and exit nodes. The instrumentation tries to detect all these nodes and automatically inserts probes before and after all entry and exit nodes, respectively.

Code regions can be overlapping. SCALEA currently does not support instrumentation of overlapped code regions. The current implementation of SCALEA supports mainly instrumentation of single-entry multiple-exit code regions. We are about to enhance SIS to support also multiple-entry multiple-exit code regions.

4.1 Dynamic Code Region Call Graph

SCALEA has a set of predefined code regions which are classified into common (e.g. program, procedure, loop, function call, statement) and programming paradigm specific code regions (MPI calls, HPF INDEPENDENT loops, OpenMP parallel regions, loops, and sections, etc.). Moreover, SIS provides directives to define arbitrary code regions (see Section 2.1) in the input program.

Based on code regions we can define a new data structure called dynamic code region call graph (DRG):

A dynamic code region call graph (DRG) of a program Q is defined by a directed flow graph $G = (R, E, s)$ with a set of nodes $R$ and a set of edges $E$. A node $r \in R$ represents a code region which is executed at least once during runtime of $Q$. An edge $(r_1, r_2) \in E$ indicates that a code region $r_2$ is called inside of $r_1$ during execution of $Q$ and $r_2$ is a dynamic sub-region of $r_1$. The first code region executed during execution of $Q$ is defined by $s$.

The DRG is used as a key data structure to conduct a detailed performance overhead analysis under SCALEA. Notice that the timing overhead of a code region $r$ with $n$ explicitly instrumented sub-regions $r_1, ..., r_n$ is given by

$$T(r) = T(Start_r) + T(r_1) + ... + T(r_n) + T(Remain) + T(End_r)$$

where $T(r_i)$ is the timing overhead for an explicitly instrumented code region $r_i$ ($1 \leq i \leq n$). $T(Start_r)$ and $T(End_r)$ correspond to the overhead at the beginning (e.g., fork threads, redistribute data, etc.) and at the end (join threads, barrier synchronization, process reduction operation, etc.) of $r$. $T(Remain)$ corresponds to the code regions that have not been explicitly instrumented.

Figure 3: A code region with several entry and exit points

However, we can easily compute $T(Remain)$ as region $r$ is instrumented as well.

Figure 4 shows an excerpt of an OpenMP code together with its associated DRG.

Call graph techniques have been widely used in performance analysis. Tools such as Vampir [20], gprof [11, 10], CXperf [14] support a call graph which shows how much time was spent in each function and its children. In [7] a call graph is used to improve the search strategy for automated performance diagnosis. However, nodes of the call graph in these tools represent function calls [10, 14]. In contrast our DRG defines a node as an arbitrary code region (e.g. function, function call, loop, statement, etc.).
4.2 Generating and Building the Dynamic Code Region Call Graph

Calling code region \( r_2 \) inside a code region \( r_1 \) during execution of a program establishes a parent-children relationship between \( r_1 \) and \( r_2 \). The instrumentation library will capture these relationships and maintain them during the execution of the program. If code region \( r_2 \) is called inside \( r_1 \) then a data entry representing the relationship between \( r_1 \) and \( r_2 \) is generated and stored in appropriate profiles/trace files. If a code region \( r \) is encountered that isn’t child of any other code region (e.g., the code region that is executed first), an abstract code region is assigned as its parent. Every code region has a unique identifier which is included in the probe inserted by SIS and stored in the instrumentation description file.

The DRG data structure maintains the information of code regions that are instrumented and executed. Every thread of each process will build and maintain its own sub-DRG when executing.

In the pre-processing phase (cf. Figure 1) the DRG of the application will be built based on the individual sub-DRGs of all threads. A sub-DRG of each thread is computed by processing the profiles/trace files that contain the performance data of this thread. The algorithm for generating DRGs is described in detail in [24].

5 Experiments

We have implemented a prototype of SCALEA which is controlled by command-line options and user directives. Code regions including arbitrary code regions can be selected through specific SIS directives that are inserted in the input program. Temporal performance overheads according to the classification shown in Figure 2 can be selected through command-line options. Our visualiza-
tion capabilities are currently restricted to textual output. We plan to build a graphical user interface by the end of 2001. The graphical output except for tables of the following experiments have all been generated manually. More information of how to use SIS and post-execution analysis can be found in [25, 24].

<table>
<thead>
<tr>
<th>Overhead</th>
<th>2CPUs</th>
<th>3CPUs</th>
<th>4CPUs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Loss of parallelism</td>
<td>0.025</td>
<td>0.059</td>
<td>0.066</td>
</tr>
<tr>
<td>Control of parallelism</td>
<td>1.013</td>
<td>0.676</td>
<td>0.517</td>
</tr>
<tr>
<td>Synchronization</td>
<td>1.572</td>
<td>1.27</td>
<td>0.942</td>
</tr>
<tr>
<td>( T_s )</td>
<td>2.61</td>
<td>2.09</td>
<td>1.527</td>
</tr>
<tr>
<td>( T_u )</td>
<td>0.855</td>
<td>0.903</td>
<td>0.908</td>
</tr>
<tr>
<td>( T_o )</td>
<td>3.466</td>
<td>2.913</td>
<td>2.435</td>
</tr>
<tr>
<td>Total execution time</td>
<td>146.754</td>
<td>98.438</td>
<td>74.079</td>
</tr>
</tbody>
</table>

Table 2: Overheads (sec) of the MD application. \( T_s, T_u, T_o \) are identified, unidentified and total overhead, respectively.

In this section, we present several experiments to demonstrate the usefulness of SCALEA. Our experiments have been conducted on Gescher [23] which is an SMP cluster with 6 SMP nodes (connected by FastEthernet) each of which comprises 4 Intel Pentium III Xeon 700 MHz CPUs with 1MB full-speed L2 cache, 2Gbyte ECC RAM, Intel Pro/100+Fast Ethernet, Ultra160 36GB hard disk is run with Linux 2.2.18-SMP patched with perfctr for hardware counters performance. We use MPICH [12] and pgf90 compiler version 3.3, from the Portland Group Inc.

5.1 Molecular Dynamics (MD) Application

The MD program implements a simple molecular dynamics simulation in continuous real space. This program obtained from [27] has been implemented as an OpenMP program which was written by Bill Magro of Kuck and Associates, Inc. (KAI).

The performance of the MD application has been measured on a single SMP node of Gescher. Figure 5 and Table 2 show the execution time behavior and measured overheads, respectively. The results demonstrate a good speedup behavior (nearly linear). As we can see from Table 2, the total overhead is very small and large portions of the temporal overhead can be identified.

The time of the sequential code regions (unparallelized) doesn’t change as it is always executed by only one processor. Loss of parallelism for an unparallelized code region \( r \) in a program \( q \) is defined as \( t_r - \frac{t_r}{p} \) if \( p \) processors are used to execute \( q \) and \( t_r \) is the sequential execution time of \( r \). By increasing \( p \) it can be easily shown that the loss of parallelism increases as well which is also confirmed by the measurements shown in Table 2.

Control of parallelism – mostly caused by loop scheduling – actually decreases for increasing number of processors. A possible explanation for this effect can be that for larger number of processors the master thread processes less loop scheduling phases than for a smaller number of processors. The load balancing improves by increasing the number of processors/threads in one SMP node which at the same time decreases synchronization time.

We then examine the cache miss ratio – defined by the number of L2 cache misses divided by the number of L2 cache accesses – of the two most important OMP DO code regions namely \( OMP \ DO \ COMPUTE \) and \( OMP \ DO \ UPDATE \) as shown in Figure 6. This ratio is nearly 0 when using only a single processor which implies very good cache behavior for the sequential execution of this code. All data seem to fit in the L2 cache for this case. However, in a parallel version, the cache miss ratio increases substantially as all threads process data of global arrays that are kept in private L2 caches. The cache coherency protocol causes many cache lines to be
exchanged between these private caches which induces cache misses. It is unclear, however, why the master thread has a considerably higher cache miss ratio than all other threads. Overall, the cache behavior has very little impact on the speedup of this code.

5.2 Backward Pricing Application

The backward pricing code [8] implements the backward induction algorithm to compute the price of an interest rate dependent financial product, such as a variable coupon bond. Two parallel code versions have been created. First, an HPF+ version that exploits only data parallelism and is compiled to an MPI program, and second, a mixed version that combines HPF+ with OpenMP. For the latter version, VFC generates an OpenMP/MPI program. HPF+ directives are used to distribute data onto a set of SMP nodes. Within each node an OpenMP program is executed. Communication among SMP nodes is realized by MPI calls.

The execution times for both versions are shown in Figure 7. The term “all” in the legend denotes the entire program, whereas “loop” refers to the main computational loops (HPF INDEPENDENT loop and an OpenMP parallel loop for version 1 and 2, respectively). The HPF+ version performs worse than the OpenMP/MPI version which shows almost linear speedup for up to 2 nodes (overall 8 processors). Tables 3 and 5 display the overheads for the HPF+ and mixed OpenMP/MPI version, respectively. In both cases the largest overhead is caused by the control of parallelism overhead which rises significantly for the HPF+ version with increasing number of nodes. This effect is less severe for the OpenMP/MPI version. In order to find the cause for the high control of parallelism overhead we use SCALEA to determine the individual components of this overhead (see Tables 4 and 6). Two routines (Update_HALO and MPI_Init) are mainly responsible for the high control of parallelism overhead of the HPF+ version. Update_HALO updates the overlap areas of distributed arrays which causes communication if one process requires data that is owned by another process in a different node. MPI_Init initializes the MPI runtime system which also involves communication. The HPF+ version implies a much higher overhead for these two routines compared to the OpenMP/MPI reason because it employs a separate process on every CPU of each SMP node. Whereas the OpenMP/MPI version uses one process per node.

5.3 LAPW0

LAPW0 [4] is a material science program that calculates the effective potential of the Kohn-Sham eigenvalue problem. LAPW0 has been implemented as a Fortran MPI code which can be run across several SMP nodes. The pgf90 compiler takes care of exchanging data between processors both within and across SMP nodes. We used SCALEA to localize the most important code regions of LAPW0 which can be further subdivided into

- sequentialized code regions: FFT_REAL0,
**FFT_REALN3, FFT_REALN4**

- parallelized code regions: *Interstitial Potential, Loop_50, ENERGY, OUTPUT*

The execution time behavior and speedups (based on the sequential execution time of each code region) for each of these code regions are shown in Figures 8 and 9, respectively. LAPW0 has been examined for a problem size of 36 atoms which are distributed onto the processors of a set of SMP nodes. Clearly when using 8, 16, and 24 processors we can’t reach optimal load balance, whereas 1, 2, 4, 6, 12 and 18 processors display a much better load imbalance. This effect is confirmed by SCALEA (see Figure 9) for the the most computationally intensive routines of LAPW0 (*Interstitial Potential and Loop_50*).

Overall, LAPW0 scales poorly due to load imbalances and large overheads due to loss of parallelism, data movement, and synchronization; see Table 7. LAPW0 uses many BLAS and SCALAPACK library calls that are currently not instrumented by SCALEA which is the reason for the large fraction of unidentified overhead (see Table 7). The main sources of the control of parallelism overhead is caused by MPI_Init (see Figure 10). SCALEA also discovered the main subroutines that cause the loss of parallelism overhead: *FFT_REAL0, FFT_REAL3, and FFTP_REAL4* all of which are sequentialized.

### 6 Related Work

Paraver [26] is a performance analysis tool for OpenMP/MPI tools which dynamically instruments binary codes and determines various performance parameters. This tool does not cover the same range of performance overheads supported by SCALEA. Moreover, tools that use dynamic interception mechanisms commonly have problems to relate performance data back to the input program.

Ovaltine [2] measures and analyses a variety of performance overheads for Fortran77 OpenMP programs. Paradyn [18] is an automatic performance analysis tool that uses dynamic instrumentation and searches for performance bottlenecks based on a specification language. A function call graph is employed to improve performance tuning [7].

Recent work on an OpenMP performance interface [19] based on directive rewriting has similarities to the SIS instrumentation approach in SCALEA and to SCALA [9] – the predecessor system of SCALEA. Implementation of the interface (e.g., in a performance measurement library such as TAU) allows profiling and tracing to be performed. Conceivably, such an interface could be used to generate performance data that the rest of the SCALEA system could analyze.

The TAU [22, 17] performance framework is an integrated toolkit for performance instrumentation, measurement, and analysis for parallel, multithreaded programs. SCALEA uses TAU instrumentation library as one of its tracing libraries.

PAPI [5] specifies a standard API for accessing hardware performance counters available on most modern microprocessors. SCALEA uses the PAPI library for measuring hardware counters.

gprof [11, 10] is a compiler-based profiling framework that mostly analyses the execution behavior and counts of functions and function calls.

VAMPIR [20] is a performance analysis tool that processes trace files generated by VAMPIRtrace [21]. It supports various performance displays including time-lines and statics that are visualized together with call graphs and the source code.

### 7 Conclusions and Future Work

In this paper, we described SCALEA which is a performance analysis system for distributed and parallel programs. SCALEA currently supports performance analysis for OpenMP, MPI, HPF and mixed parallel programs (e.g. OpenMP/MPI).

SCALEA is based on a novel classification of performance overheads for shared and distributed memory parallel programs. SCALEA is among the first performance analysis tools that combines source code and HW-profiling in a single system which significantly extends the scope of possible overheads that can be measured and examined. Specific instrumentation and performance analysis is conducted to determine each category of overhead for individual code regions. Instrumentation can be done fully automatically or user-controlled through directives. Post-execution performance analysis is done based on performance trace-files and a novel representation for code regions named dynamic code region call graph (DRG). The DRG reflects the dynamic relationship between code regions and its subregions and enables a detailed overhead analysis for every code region. The DRG is not restricted to function calls but also covers loops, I/O and communication statements, etc. Moreover, it allows to analyze arbitrary code regions that can vary from a single statement to an entire program unit.
<table>
<thead>
<tr>
<th>Processors</th>
<th>Sequential</th>
<th>1N, 1P</th>
<th>1N, 4P</th>
<th>2N, 4P</th>
<th>3N, 4P</th>
<th>4N, 4P</th>
<th>5N, 4P</th>
<th>6N, 4P</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data movement</td>
<td>0</td>
<td>0</td>
<td>0.012</td>
<td>0.03</td>
<td>0.0207</td>
<td>0.023</td>
<td>0.0308</td>
<td>0.0353</td>
</tr>
<tr>
<td>Control of parallelism</td>
<td>0</td>
<td>0.244258</td>
<td>6.59928</td>
<td>17.2419</td>
<td>28.9781</td>
<td>41.4966</td>
<td>56.4554</td>
<td>70.7302</td>
</tr>
<tr>
<td>$T_c$</td>
<td>0.244258</td>
<td>6.611285</td>
<td>17.2719</td>
<td>28.9988</td>
<td>41.5199</td>
<td>56.4876</td>
<td>70.76559</td>
<td>70.76559</td>
</tr>
<tr>
<td>$T_w$</td>
<td>3.139742</td>
<td>1.726465</td>
<td>1.835057</td>
<td>2.047059</td>
<td>2.3549</td>
<td>2.99739</td>
<td>2.5173</td>
<td>7.32929</td>
</tr>
<tr>
<td>$T_o$</td>
<td>3.384</td>
<td>8.33775</td>
<td>19.10787</td>
<td>31.0459</td>
<td>43.8749</td>
<td>59.48315</td>
<td>73.2829</td>
<td>73.2829</td>
</tr>
<tr>
<td>Total execution time</td>
<td>316.417</td>
<td>319.301</td>
<td>87.442</td>
<td>58.66</td>
<td>57.414</td>
<td>63.651</td>
<td>75.304</td>
<td>86.467</td>
</tr>
</tbody>
</table>

Table 3: Overheads of the HPF+ version for the backward pricing application. $T_c$, $T_w$, $T_o$ are identified, unidentified and total overhead, respectively. 1N, 4P means 1 SMP node with 4 processors.

<table>
<thead>
<tr>
<th>Processors</th>
<th>1N, 1P</th>
<th>1N, 4P</th>
<th>2N, 4P</th>
<th>3N, 4P</th>
<th>4N, 4P</th>
<th>5N, 4P</th>
<th>6N, 4P</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inspector</td>
<td>0.089</td>
<td>0.022</td>
<td>0.016</td>
<td>0.00798</td>
<td>0.00643</td>
<td>0.00489</td>
<td>0.00415</td>
</tr>
<tr>
<td>Work distribution</td>
<td>0.000258</td>
<td>0.000285</td>
<td>0.000318</td>
<td>0.000161</td>
<td>0.000204</td>
<td>0.001059</td>
<td>0.000142</td>
</tr>
<tr>
<td>Update HALO</td>
<td>0.149</td>
<td>3.114</td>
<td>9.110</td>
<td>16.170</td>
<td>24.060</td>
<td>33.868</td>
<td>45.830</td>
</tr>
<tr>
<td>MPI_Init</td>
<td>0.005</td>
<td>3.462</td>
<td>8.113</td>
<td>12.784</td>
<td>17.420</td>
<td>22.568</td>
<td>26.860</td>
</tr>
<tr>
<td>Other</td>
<td>0</td>
<td>0.001</td>
<td>0.007</td>
<td>0.016</td>
<td>0.010</td>
<td>0.004</td>
<td>0.036</td>
</tr>
</tbody>
</table>

Table 4: Control of parallelism overheads for the HPF+ version for the backward pricing application.

This is in contrast to existing approaches that frequently use a call graph which considers only function calls. Based on a prototype implementation of SCALEA we presented several experiments for realistic codes implemented in MPI, HPF, and mixed OpenMP/MPI. These experiments demonstrated the usefulness of SCALEA to find performance problems and their causes.

We are currently integrating SCALEA with a database to store all derived performance data. Moreover, we plan to enhance SCALEA with a performance specification language in order to support automatic performance bottleneck analysis.

The SISPROFILING measurement library for DRG and overhead profiling is an extension of TAU's profiling capabilities. Our hope is to integrate these features into the future releases of the TAU performance system so that these features can be offered more portably and other instrumentation tools can have access to the API.

References


<table>
<thead>
<tr>
<th>Processors</th>
<th>1N, 1P</th>
<th>1N, 4P</th>
<th>2N, 4P</th>
<th>3N, 4P</th>
<th>4N, 4P</th>
<th>5N, 4P</th>
<th>6N, 4P</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data movement</td>
<td>0</td>
<td>0</td>
<td>0.01352</td>
<td>0.01432</td>
<td>0.01618</td>
<td>0.01753</td>
<td>0.01938</td>
</tr>
<tr>
<td>Control of parallelism</td>
<td>0.1914</td>
<td>0.2457</td>
<td>1.8481</td>
<td>3.5198</td>
<td>4.8865</td>
<td>6.5339</td>
<td>7.9068</td>
</tr>
<tr>
<td>Loss of parallelism</td>
<td>0</td>
<td>2.413</td>
<td>1.335</td>
<td>2.125</td>
<td>1.055</td>
<td>0.9432</td>
<td>0.9175</td>
</tr>
<tr>
<td>Synchronization</td>
<td>0.00401</td>
<td>0.7355</td>
<td>0.2878</td>
<td>0.224</td>
<td>0.1379</td>
<td>0.217</td>
<td>0.1025</td>
</tr>
<tr>
<td>$T_G$</td>
<td>0.19541</td>
<td>3.39422</td>
<td>3.68448</td>
<td>4.97318</td>
<td>6.09565</td>
<td>7.71163</td>
<td>9.0091</td>
</tr>
<tr>
<td>$T_w$</td>
<td>3.87599</td>
<td>1.30753</td>
<td>0.87239</td>
<td>0.6573</td>
<td>0.57228</td>
<td>0.48251</td>
<td>0.51576</td>
</tr>
<tr>
<td>$T_o$</td>
<td>4.071</td>
<td>3.91875</td>
<td>4.556875</td>
<td>5.63091</td>
<td>6.66793</td>
<td>8.19415</td>
<td>9.525958</td>
</tr>
<tr>
<td>Total execution time</td>
<td>320.488</td>
<td>83.086</td>
<td>44.109</td>
<td>31.999</td>
<td>26.444</td>
<td>24.015</td>
<td>22.71</td>
</tr>
</tbody>
</table>

Table 5: Overheads of the OpenMP/MPI version for the backward pricing application.

<table>
<thead>
<tr>
<th>Processors</th>
<th>1N, 1P</th>
<th>1N, 4P</th>
<th>2N, 4P</th>
<th>3N, 4P</th>
<th>4N, 4P</th>
<th>5N, 4P</th>
<th>6N, 4P</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inspector</td>
<td>0.00895</td>
<td>0.00891</td>
<td>0.051</td>
<td>0.0303</td>
<td>0.0228</td>
<td>0.018</td>
<td>0.0157</td>
</tr>
<tr>
<td>Work distribution</td>
<td>0.00614</td>
<td>0.000245</td>
<td>0.00599</td>
<td>0.00598</td>
<td>0.00594</td>
<td>0.000122</td>
<td>0.00593</td>
</tr>
<tr>
<td>Update HALO</td>
<td>0.142</td>
<td>0.140</td>
<td>0.594</td>
<td>1.122</td>
<td>1.349</td>
<td>1.783</td>
<td>2.136</td>
</tr>
<tr>
<td>MPI_Init</td>
<td>0.02874</td>
<td>0.005207</td>
<td>1.185</td>
<td>2.35</td>
<td>3.497</td>
<td>4.721</td>
<td>5.799</td>
</tr>
<tr>
<td>Fork/join</td>
<td>0.00559</td>
<td>0.0107</td>
<td>0.0116</td>
<td>0.0113</td>
<td>0.0104</td>
<td>0.0115</td>
<td>0.0129</td>
</tr>
<tr>
<td>Other</td>
<td>0.000005</td>
<td>0.000008</td>
<td>0.000226</td>
<td>0.000217</td>
<td>0.000234</td>
<td>0.000253</td>
<td>0.000249</td>
</tr>
</tbody>
</table>

Table 6: Control of parallelism overheads of the OpenMP/MPI version for the backward pricing application.


Figure 8: Execution times for LAPW0 code regions.

<table>
<thead>
<tr>
<th>Processors</th>
<th>Seq</th>
<th>1</th>
<th>4</th>
<th>8</th>
<th>12</th>
<th>16</th>
<th>20</th>
<th>24</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data movement</td>
<td></td>
<td>0.000015</td>
<td>1.267</td>
<td>1.361</td>
<td>1.594</td>
<td>2.677</td>
<td>3.298</td>
<td>7.993</td>
</tr>
<tr>
<td>Control of parallelism</td>
<td></td>
<td>0.00248</td>
<td>6.58</td>
<td>12.99</td>
<td>18.15</td>
<td>21.39</td>
<td>26.62</td>
<td>31.56</td>
</tr>
<tr>
<td>$T_i$</td>
<td></td>
<td>0.002495</td>
<td>19.894</td>
<td>28.573</td>
<td>34.576</td>
<td>39.423</td>
<td>45.7469</td>
<td>55.4709</td>
</tr>
<tr>
<td>$T_u$</td>
<td></td>
<td>2.601505</td>
<td>13.004</td>
<td>23.043</td>
<td>23.388</td>
<td>31.328</td>
<td>41.811</td>
<td>41.633</td>
</tr>
<tr>
<td>$T_o$</td>
<td></td>
<td>2.604</td>
<td>32.898</td>
<td>51.617</td>
<td>57.965</td>
<td>70.751</td>
<td>87.558</td>
<td>97.104</td>
</tr>
<tr>
<td>Total execution time</td>
<td></td>
<td>425.207</td>
<td>427.811</td>
<td>139.2</td>
<td>104.768</td>
<td>93.399</td>
<td>97.327</td>
<td>108.819</td>
</tr>
</tbody>
</table>

Table 7: Overheads of LAWP0. $T_i$, $T_u$, $T_o$ are identified, unidentified and total overhead, respectively.


Figure 9: Speedup values for LAPW0 code regions.

Figure 10: Sources of control of parallelism overhead for LAPW0.