PCC Exercise 1

- On page 2 is an example program in machine code.
- Pages 3-5 define a Verification Condition Generator.
- Page 6 shows the outline of the computation of the verification condition of the example program and asks you to compute one of its conjuncts.
- Informally, what is the meaning of the resulting formula?
 What must be proved and why?

1

```
Compiled Program with Hints
```

```
Precondition: r_0:<sub>m</sub> intlist \land r_3 = 0
    ADD r_1 := r_3 + r_3
                                  %initialize total to 0
    INV r_0:_m intlist \wedge r_1:_m int \wedge r_3 = 0
L1 LD r_5 := m(r_0 + 0)
                                 %r<sub>5</sub> gets list tag
    BEQ (r_5 = r_3) L2
                                 %jump if list tag is 0
    LD r_2 := m(r_0 + 1)
                                 %load next int in r_2
    LD r_0 := m(r_0 + 2)
                                %r<sub>0</sub> gets pointer to rest
    ADD \mathbf{r}_1 := \mathbf{r}_1 + \mathbf{r}_2
                                  %add next int to total
    BEQ (r_3 = r_3) L1
                                  %jump back
    INV r_1:_m int
L2 ADDC r_0 := r_1 + 0
                                  %put total in r_0
    RET
```

Definition of Verification Condition Generator

- Let Π be the list of instructions output by the certifying compiler. Let Π_i be the instruction at position i in Π.
- Note: VC_{i+1} is needed to compute VC_i.

```
VC_{i} = \begin{cases} \begin{bmatrix} (r_{s1} + r_{s2})/r_{d} \end{bmatrix} V C_{i+1} & \text{if } \Pi_{i} \text{ is ADD } \mathbf{r_d} := \mathbf{r_{s1}} + \mathbf{r_{s2}} \\ [(r_{s} + c)/r_{d}] V C_{i+1} & \text{if } \Pi_{i} \text{ is ADDC } \mathbf{r_d} := \mathbf{r_{s}} + \mathbf{c} \\ [m(r_{s} + c)/r_{d}] V C_{i+1} & \wedge readable(r_{s} + c) \\ & \text{if } \Pi_{i} \text{ is LD } \mathbf{r_d} := \mathbf{m(r_{s}} + \mathbf{c}) \\ [upd(m, r_{s2} + c, r_{s1})/m] V C_{i+1} & \wedge writable(r_{s2} + c) \\ & \text{if } \Pi_{i} \text{ is ST } \mathbf{m(r_{s2}} + \mathbf{c}) := \mathbf{r_{s1}} \end{cases}
```

3

Definition of VCG (continued)

$$VC_{i} = \begin{cases} (r_{s1} = r_{s2} \Rightarrow VC_{i+c-l}) \land (\neg (r_{s1} = r_{s2}) \Rightarrow VC_{i+l}) \\ & \text{if } \Pi_{i} \text{ is } \underbrace{\mathtt{BEQ}}_{} (\mathbf{r_{s1}} = \mathbf{r_{s2}}) \Rightarrow VC_{i+l}) \\ (r_{s1} > r_{s2} \Rightarrow VC_{i+c-l}) \land (\neg (r_{s1} > r_{s2}) \Rightarrow VC_{i+l}) \\ & \text{if } \Pi_{i} \text{ is } \underbrace{\mathtt{BET}}_{} (\mathbf{r_{s1}} > \mathbf{r_{s2}}) \Rightarrow VC_{i+l}) \\ & \text{post} & \text{if } \Pi_{i} \text{ is } \mathtt{RET} \\ p & \text{if } \Pi_{i} \text{ is } \mathtt{INV} \text{ p} \end{cases}$$

- *post* is the postcondition.
- Every jump point must be proceeded by an **INV** statement.

4

Verification Condition

- Let Inv be the set of line numbers containing INV machine instructions. Also, θ∈ Inv.
- Inv_0 is the precondition.
- Inv_i denotes the formula at line i.
- SP is the function computing the safety predicate (verification condition) from the code.

$$SP(\Pi,Inv,post) = \forall k \ \forall r_k \ \bigwedge_{i \in Inv} Inv_i \Rightarrow VC_{i+1}$$

5

VCGen Applied to Example Program

```
\begin{array}{ll} \textbf{0:} & r_0:_m intlist \wedge r_3 = 0 \\ & \vdots \\ \textbf{2:} & \textbf{INV} & r_0:_m intlist \wedge r_I:_m int \wedge r_3 = 0 \\ & \vdots \\ \textbf{9:} & \textbf{INV} & r_I:_m int \end{array}
```

$$(Inv_0 \Rightarrow VC_1) \wedge (Inv_2 \Rightarrow VC_3) \wedge (Inv_9 \Rightarrow VC_{10})$$

• Exercise: Compute $(Inv_2 \Rightarrow VC_3)$

6