#### Tricks of Computer Architects and Inductive Refinement Maps

Thomas, Arvind OPLSS

1

#### Outline

"There is plenty of room at the top" a bit more motivation for proving correctness of architecture


A nice way to do refinement maps - Inductive Refinement Maps

Maybe 3. The Problem

#### Tricks of Architects – Codex Preview

Pure pipelining

Duplicating (Parallel lanes)



Folding, Caching, Cache Coherency, Vectorization, Pipelining with Control Flow, Reordering, Associativity, Queueing through Network (NoC)

Version	Implementation	Running time (s)	GFLOPS	Absolute speedup	Relative speedup	Fraction of peak (%)
1	Python	25,552.48	0.005	1	_	0.00

Version	Implementation	Running time (s)	GFLOPS	Absolute speedup	Relative speedup	Fraction of peak (%)
1	Python	25,552.48	0.005	1	_	0.00
2	Java	2,372.68	0.058	11	10.8	0.01


Version	Implementation	Running time (s)	GFLOPS	Absolute speedup	Relative speedup	Fraction of peak (%)
1	Python	25,552.48	0.005	1	_	0.00
2	Java	2,372.68	0.058	11	10.8	0.01
3	С	542.67	0.253	47	4.4	0.03

Version	Implementation	Running time (s)	GFLOPS	Absolute speedup	Relative speedup	Fraction of peak (%)
1	Python	25,552.48	0.005	1	-	0.00
2	Java	2,372.68	0.058	11	10.8	0.01
3	С	542.67	0.253	47	4.4	0.03
4	Parallel loops	69.80	1.969	366	7.8	0.24
5	Parallel divide and conquer	3.80	36.180	6,727	18.4	4.33
6	plus vectorization	1.10	124.914	23,224	3.5	14.96
7	plus AVX intrinsics	0.41	337.812	62,806	2.7	40.45


#### Weak Simulation/Refinement Map (Abadi/Lamport)

Find a mapping (phi: stateImpl -> stateSpec -> Prop) such that:

- phi i0 s0
- forall i s, phi i s -> i < s
- And phi is preserved forward:



#### Simulation Relations – First Examples



9

#### Shelving A Few Issues

How hard is it to write phi? Even for small designs, too hard

How big is phi? Even for small designs, too big

How much does phi changes when doing a little design update? Too much

## Part 2 -Inductive Refinement Maps

#### Defining processor correctness – Burch&Dill '94

At a time when there was no clean notion of interface in hardware Burch & Dill *defined* correctness as "commuting with Flushing":





Fig. 1. Commutative diagram for showing our correctness criteria.

#### What we like/don't like

- Yay:
  - $\,\circ\,$  Property of "implementation flushes and specification agree post flushing" is a very rich relation
  - $\,\circ\,$  Architecturally meaningful, I can think about it!
  - $\,\circ\,$  Criteria amenable to automatic verification when pipeline has bounded depth
- Abstain:
  - $_{\odot}$  We can (almost) prove that the ultimately lazy machine is Burch&Dill correct
- Nay:
  - Requires to write the flushing steps as shadow logic (the machine does not really flush), error prone, what do we verify if error in that code?
  - Ambiguous more than one way to "flush" -> are those notion of correctness equivalent

#### Flushing for our (f•g) pipeline: an inductive simulation relation!



one\_more\_f : forall i i' s,
 (i ~( do\_f )~> i') ->
 phi i' s -> phi i s


```
one_more_g : forall i i' s,
(i ~( do_g )~> i') ->
phi i' s -> phi i s.
```

#### Phi is preserved forward, by induction on phi

Only one case intensiting: 
$$([I], [I], P) \xrightarrow{\Psi} ([I], P) \xrightarrow$$

#### Phi is preserved forward, by induction on phi

Base case:



#### Phi is "inductive" by induction on phi

Une-more. 6 do b do b i e s' 5 ,

Inductive cases

#### Phi is "inductive" by induction on phi

Une-more.6 Inductive cases do 90. б one\_more\_ We get this Y

18

## phi i s -> i < s

• By induction on phi:

 $\odot$  Base case: phi ([],[],1) ([],1) , masquerading all good

Inductive case (do\_f easy, do\_g not completely immediate, left as an exercise)

#### Unshelving The Issues

How hard is it to write phi?

Did you consider inductive flushing?

How big is phi?

Linear in the size (number of transitions < 10 when doing hierarchical proofs) of the system

How much does phi changes when doing a little design update?

Very little (the proof might change though)


What's the scam?

N^2 cases in the inductive case


# Maybe 3 – Actual Problems with Refinements

Coming with with specification of submodules is hard, but worth it!

## Two Systems: Implementation and a Specification



#### Invalid processor specification!



Indeed, the implementation can be queries for two instruction requests back-to-back [ireq()->\_; ireq()->\_]

We do not have a valid specification just for the processor.

We only have a specification for the full system, which happened to be made of a "processor" and a "memory".

#### Generalizing the specification

4 sequential steps:


Fetch, Decode, Execute, Writeback Always works on exactly one instruction No speculation/prediction

#### Two non-deterministic load machine:

Processor does not directly emit loads to memories Instead processor queries the load buffers Load buffers are refilled nondeterministically

Architectural intuition: Some load speculation techniques can be wild, let's be conservative and just say that loads can be emitted at any time, for any address.

#### Generalized specification processor



#### Why is the generalization valid?

Architecturally it is obvious:

Loads don't matter

Is that intuition formalizable?


What prevents us to make a mistake? We just changed our specification with no discussion? Generalized specification that emits random stores? Clearly wrong


#### Why is the generalization valid?

#### Architectural intuition:


"Loads don't matter"

#### "Loads don't matter, from the perspective of the MMIO trace of the full-system"






#### Modular proof



Has a chance to be true! (And it is actually true) Note this theorem does not even mention the memory

Generalized specification processor



#### Applying the refinement theorem

